File Index
Files and directories
Sign in
FILE

odm_RegDefine11N.h

File preview with syntax highlighting.

linux-6.19.14/drivers/staging/rtl8723bs/hal/odm_RegDefine11N.h OBJECTIVE-C
  1/* SPDX-License-Identifier: GPL-2.0 */
  2/******************************************************************************
  3 *
  4 * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
  5 *
  6 ******************************************************************************/
  7
  8#ifndef	__ODM_REGDEFINE11N_H__
  9#define __ODM_REGDEFINE11N_H__
 10
 11
 12/* 2 RF REG LIST */
 13#define	ODM_REG_RF_MODE_11N				0x00
 14#define	ODM_REG_RF_0B_11N				0x0B
 15#define	ODM_REG_CHNBW_11N				0x18
 16#define	ODM_REG_T_METER_11N				0x24
 17#define	ODM_REG_RF_25_11N				0x25
 18#define	ODM_REG_RF_26_11N				0x26
 19#define	ODM_REG_RF_27_11N				0x27
 20#define	ODM_REG_RF_2B_11N				0x2B
 21#define	ODM_REG_RF_2C_11N				0x2C
 22#define	ODM_REG_RXRF_A3_11N				0x3C
 23#define	ODM_REG_T_METER_92D_11N			0x42
 24#define	ODM_REG_T_METER_88E_11N			0x42
 25
 26/* 2 BB REG LIST */
 27/* PAGE 8 */
 28#define	ODM_REG_BB_CTRL_11N				0x800
 29#define	ODM_REG_RF_PIN_11N				0x804
 30#define	ODM_REG_PSD_CTRL_11N				0x808
 31#define	ODM_REG_TX_ANT_CTRL_11N			0x80C
 32#define	ODM_REG_BB_PWR_SAV5_11N		0x818
 33#define	ODM_REG_CCK_RPT_FORMAT_11N		0x824
 34#define	ODM_REG_RX_DEFAULT_A_11N		0x858
 35#define	ODM_REG_RX_DEFAULT_B_11N		0x85A
 36#define	ODM_REG_BB_PWR_SAV3_11N		0x85C
 37#define	ODM_REG_ANTSEL_CTRL_11N			0x860
 38#define	ODM_REG_RX_ANT_CTRL_11N			0x864
 39#define	ODM_REG_PIN_CTRL_11N				0x870
 40#define	ODM_REG_BB_PWR_SAV1_11N		0x874
 41#define	ODM_REG_ANTSEL_PATH_11N			0x878
 42#define	ODM_REG_BB_3WIRE_11N			0x88C
 43#define	ODM_REG_SC_CNT_11N				0x8C4
 44#define	ODM_REG_PSD_DATA_11N				0x8B4
 45#define	ODM_REG_PSD_DATA_11N				0x8B4
 46#define	ODM_REG_NHM_TIMER_11N			0x894
 47#define	ODM_REG_NHM_TH9_TH10_11N		0x890
 48#define	ODM_REG_NHM_TH3_TO_TH0_11N		0x898
 49#define	ODM_REG_NHM_TH7_TO_TH4_11N		0x89c
 50#define	ODM_REG_NHM_CNT_11N				0x8d8
 51/* PAGE 9 */
 52#define	ODM_REG_DBG_RPT_11N				0x908
 53#define	ODM_REG_ANT_MAPPING1_11N		0x914
 54#define	ODM_REG_ANT_MAPPING2_11N		0x918
 55/* PAGE A */
 56#define	ODM_REG_CCK_ANTDIV_PARA1_11N	0xA00
 57#define	ODM_REG_CCK_CCA_11N				0xA0A
 58#define	ODM_REG_CCK_ANTDIV_PARA2_11N	0xA0C
 59#define	ODM_REG_CCK_ANTDIV_PARA3_11N	0xA10
 60#define	ODM_REG_CCK_ANTDIV_PARA4_11N	0xA14
 61#define	ODM_REG_CCK_FILTER_PARA1_11N	0xA22
 62#define	ODM_REG_CCK_FILTER_PARA2_11N	0xA23
 63#define	ODM_REG_CCK_FILTER_PARA3_11N	0xA24
 64#define	ODM_REG_CCK_FILTER_PARA4_11N	0xA25
 65#define	ODM_REG_CCK_FILTER_PARA5_11N	0xA26
 66#define	ODM_REG_CCK_FILTER_PARA6_11N	0xA27
 67#define	ODM_REG_CCK_FILTER_PARA7_11N	0xA28
 68#define	ODM_REG_CCK_FILTER_PARA8_11N	0xA29
 69#define	ODM_REG_CCK_FA_RST_11N			0xA2C
 70#define	ODM_REG_CCK_FA_MSB_11N			0xA58
 71#define	ODM_REG_CCK_FA_LSB_11N			0xA5C
 72#define	ODM_REG_CCK_CCA_CNT_11N			0xA60
 73#define	ODM_REG_BB_PWR_SAV4_11N		0xA74
 74/* PAGE B */
 75#define	ODM_REG_LNA_SWITCH_11N			0xB2C
 76#define	ODM_REG_PATH_SWITCH_11N			0xB30
 77#define	ODM_REG_RSSI_CTRL_11N			0xB38
 78#define	ODM_REG_CONFIG_ANTA_11N			0xB68
 79#define	ODM_REG_RSSI_BT_11N				0xB9C
 80/* PAGE C */
 81#define	ODM_REG_OFDM_FA_HOLDC_11N		0xC00
 82#define	ODM_REG_BB_RX_PATH_11N			0xC04
 83#define	ODM_REG_TRMUX_11N				0xC08
 84#define	ODM_REG_OFDM_FA_RSTC_11N		0xC0C
 85#define	ODM_REG_RXIQI_MATRIX_11N			0xC14
 86#define	ODM_REG_TXIQK_MATRIX_LSB1_11N	0xC4C
 87#define	ODM_REG_IGI_A_11N					0xC50
 88#define	ODM_REG_ANTDIV_PARA2_11N		0xC54
 89#define	ODM_REG_IGI_B_11N					0xC58
 90#define	ODM_REG_ANTDIV_PARA3_11N		0xC5C
 91#define   ODM_REG_L1SBD_PD_CH_11N			0XC6C
 92#define	ODM_REG_BB_PWR_SAV2_11N		0xC70
 93#define	ODM_REG_RX_OFF_11N				0xC7C
 94#define	ODM_REG_TXIQK_MATRIXA_11N		0xC80
 95#define	ODM_REG_TXIQK_MATRIXB_11N		0xC88
 96#define	ODM_REG_TXIQK_MATRIXA_LSB2_11N	0xC94
 97#define	ODM_REG_TXIQK_MATRIXB_LSB2_11N	0xC9C
 98#define	ODM_REG_RXIQK_MATRIX_LSB_11N	0xCA0
 99#define	ODM_REG_ANTDIV_PARA1_11N		0xCA4
100#define	ODM_REG_OFDM_FA_TYPE1_11N		0xCF0
101/* PAGE D */
102#define	ODM_REG_OFDM_FA_RSTD_11N		0xD00
103#define	ODM_REG_BB_ATC_11N				0xD2C
104#define	ODM_REG_OFDM_FA_TYPE2_11N		0xDA0
105#define	ODM_REG_OFDM_FA_TYPE3_11N		0xDA4
106#define	ODM_REG_OFDM_FA_TYPE4_11N		0xDA8
107#define	ODM_REG_RPT_11N					0xDF4
108/* PAGE E */
109#define	ODM_REG_TXAGC_A_6_18_11N		0xE00
110#define	ODM_REG_TXAGC_A_24_54_11N		0xE04
111#define	ODM_REG_TXAGC_A_1_MCS32_11N	0xE08
112#define	ODM_REG_TXAGC_A_MCS0_3_11N		0xE10
113#define	ODM_REG_TXAGC_A_MCS4_7_11N		0xE14
114#define	ODM_REG_FPGA0_IQK_11N			0xE28
115#define	ODM_REG_TXIQK_TONE_A_11N		0xE30
116#define	ODM_REG_RXIQK_TONE_A_11N		0xE34
117#define	ODM_REG_TXIQK_PI_A_11N			0xE38
118#define	ODM_REG_RXIQK_PI_A_11N			0xE3C
119#define	ODM_REG_TXIQK_11N				0xE40
120#define	ODM_REG_RXIQK_11N				0xE44
121#define	ODM_REG_IQK_AGC_PTS_11N			0xE48
122#define	ODM_REG_IQK_AGC_RSP_11N			0xE4C
123#define	ODM_REG_BLUETOOTH_11N			0xE6C
124#define	ODM_REG_RX_WAIT_CCA_11N			0xE70
125#define	ODM_REG_TX_CCK_RFON_11N			0xE74
126#define	ODM_REG_TX_CCK_BBON_11N			0xE78
127#define	ODM_REG_OFDM_RFON_11N			0xE7C
128#define	ODM_REG_OFDM_BBON_11N			0xE80
129#define		ODM_REG_TX2RX_11N				0xE84
130#define	ODM_REG_TX2TX_11N				0xE88
131#define	ODM_REG_RX_CCK_11N				0xE8C
132#define	ODM_REG_RX_OFDM_11N				0xED0
133#define	ODM_REG_RX_WAIT_RIFS_11N		0xED4
134#define	ODM_REG_RX2RX_11N				0xED8
135#define	ODM_REG_STANDBY_11N				0xEDC
136#define	ODM_REG_SLEEP_11N				0xEE0
137#define	ODM_REG_PMPD_ANAEN_11N			0xEEC
138#define	ODM_REG_IGI_C_11N					0xF84
139#define	ODM_REG_IGI_D_11N					0xF88
140
141/* 2 MAC REG LIST */
142#define	ODM_REG_BB_RST_11N				0x02
143#define	ODM_REG_ANTSEL_PIN_11N			0x4C
144#define	ODM_REG_EARLY_MODE_11N			0x4D0
145#define	ODM_REG_RSSI_MONITOR_11N		0x4FE
146#define	ODM_REG_EDCA_VO_11N				0x500
147#define	ODM_REG_EDCA_VI_11N				0x504
148#define	ODM_REG_EDCA_BE_11N				0x508
149#define	ODM_REG_EDCA_BK_11N				0x50C
150#define	ODM_REG_TXPAUSE_11N				0x522
151#define	ODM_REG_RESP_TX_11N				0x6D8
152#define	ODM_REG_ANT_TRAIN_PARA1_11N		0x7b0
153#define	ODM_REG_ANT_TRAIN_PARA2_11N		0x7b4
154
155
156/* DIG Related */
157#define	ODM_BIT_IGI_11N					0x0000007F
158#define	ODM_BIT_CCK_RPT_FORMAT_11N		BIT9
159#define	ODM_BIT_BB_RX_PATH_11N			0xF
160#define	ODM_BIT_BB_ATC_11N				BIT11
161
162#endif
~/ Read-only file preview.