FILE
tpc3_cfg_regs.h
File preview with syntax highlighting.
linux-6.19.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc3_cfg_regs.h
1/* SPDX-License-Identifier: GPL-2.0 2 * 3 * Copyright 2016-2018 HabanaLabs, Ltd. 4 * All Rights Reserved. 5 * 6 */ 7 8/************************************ 9 ** This is an auto-generated file ** 10 ** DO NOT EDIT BELOW ** 11 ************************************/ 12 13#ifndef ASIC_REG_TPC3_CFG_REGS_H_ 14#define ASIC_REG_TPC3_CFG_REGS_H_ 15 16/* 17 ***************************************** 18 * TPC3_CFG (Prototype: TPC) 19 ***************************************** 20 */ 21 22#define mmTPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW 0xEC6400 23 24#define mmTPC3_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH 0xEC6404 25 26#define mmTPC3_CFG_KERNEL_TENSOR_0_PADDING_VALUE 0xEC6408 27 28#define mmTPC3_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG 0xEC640C 29 30#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_SIZE 0xEC6410 31 32#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE 0xEC6414 33 34#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET 0xEC6418 35 36#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_SIZE 0xEC641C 37 38#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE 0xEC6420 39 40#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET 0xEC6424 41 42#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_SIZE 0xEC6428 43 44#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE 0xEC642C 45 46#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET 0xEC6430 47 48#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_SIZE 0xEC6434 49 50#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE 0xEC6438 51 52#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET 0xEC643C 53 54#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_SIZE 0xEC6440 55 56#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE 0xEC6444 57 58#define mmTPC3_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET 0xEC6448 59 60#define mmTPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW 0xEC644C 61 62#define mmTPC3_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH 0xEC6450 63 64#define mmTPC3_CFG_KERNEL_TENSOR_1_PADDING_VALUE 0xEC6454 65 66#define mmTPC3_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG 0xEC6458 67 68#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_SIZE 0xEC645C 69 70#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE 0xEC6460 71 72#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET 0xEC6464 73 74#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_SIZE 0xEC6468 75 76#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE 0xEC646C 77 78#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET 0xEC6470 79 80#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_SIZE 0xEC6474 81 82#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE 0xEC6478 83 84#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET 0xEC647C 85 86#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_SIZE 0xEC6480 87 88#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE 0xEC6484 89 90#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET 0xEC6488 91 92#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_SIZE 0xEC648C 93 94#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE 0xEC6490 95 96#define mmTPC3_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET 0xEC6494 97 98#define mmTPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW 0xEC6498 99 100#define mmTPC3_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH 0xEC649C 101 102#define mmTPC3_CFG_KERNEL_TENSOR_2_PADDING_VALUE 0xEC64A0 103 104#define mmTPC3_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG 0xEC64A4 105 106#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_SIZE 0xEC64A8 107 108#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE 0xEC64AC 109 110#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET 0xEC64B0 111 112#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_SIZE 0xEC64B4 113 114#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE 0xEC64B8 115 116#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET 0xEC64BC 117 118#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_SIZE 0xEC64C0 119 120#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE 0xEC64C4 121 122#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET 0xEC64C8 123 124#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_SIZE 0xEC64CC 125 126#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE 0xEC64D0 127 128#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET 0xEC64D4 129 130#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_SIZE 0xEC64D8 131 132#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE 0xEC64DC 133 134#define mmTPC3_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET 0xEC64E0 135 136#define mmTPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW 0xEC64E4 137 138#define mmTPC3_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH 0xEC64E8 139 140#define mmTPC3_CFG_KERNEL_TENSOR_3_PADDING_VALUE 0xEC64EC 141 142#define mmTPC3_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG 0xEC64F0 143 144#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_SIZE 0xEC64F4 145 146#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE 0xEC64F8 147 148#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET 0xEC64FC 149 150#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_SIZE 0xEC6500 151 152#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE 0xEC6504 153 154#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET 0xEC6508 155 156#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_SIZE 0xEC650C 157 158#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE 0xEC6510 159 160#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET 0xEC6514 161 162#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_SIZE 0xEC6518 163 164#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE 0xEC651C 165 166#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET 0xEC6520 167 168#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_SIZE 0xEC6524 169 170#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE 0xEC6528 171 172#define mmTPC3_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET 0xEC652C 173 174#define mmTPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW 0xEC6530 175 176#define mmTPC3_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH 0xEC6534 177 178#define mmTPC3_CFG_KERNEL_TENSOR_4_PADDING_VALUE 0xEC6538 179 180#define mmTPC3_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG 0xEC653C 181 182#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_SIZE 0xEC6540 183 184#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE 0xEC6544 185 186#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET 0xEC6548 187 188#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_SIZE 0xEC654C 189 190#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE 0xEC6550 191 192#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET 0xEC6554 193 194#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_SIZE 0xEC6558 195 196#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE 0xEC655C 197 198#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET 0xEC6560 199 200#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_SIZE 0xEC6564 201 202#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE 0xEC6568 203 204#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET 0xEC656C 205 206#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_SIZE 0xEC6570 207 208#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE 0xEC6574 209 210#define mmTPC3_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET 0xEC6578 211 212#define mmTPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW 0xEC657C 213 214#define mmTPC3_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH 0xEC6580 215 216#define mmTPC3_CFG_KERNEL_TENSOR_5_PADDING_VALUE 0xEC6584 217 218#define mmTPC3_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG 0xEC6588 219 220#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_SIZE 0xEC658C 221 222#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE 0xEC6590 223 224#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET 0xEC6594 225 226#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_SIZE 0xEC6598 227 228#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE 0xEC659C 229 230#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET 0xEC65A0 231 232#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_SIZE 0xEC65A4 233 234#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE 0xEC65A8 235 236#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET 0xEC65AC 237 238#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_SIZE 0xEC65B0 239 240#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE 0xEC65B4 241 242#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET 0xEC65B8 243 244#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_SIZE 0xEC65BC 245 246#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE 0xEC65C0 247 248#define mmTPC3_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET 0xEC65C4 249 250#define mmTPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW 0xEC65C8 251 252#define mmTPC3_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH 0xEC65CC 253 254#define mmTPC3_CFG_KERNEL_TENSOR_6_PADDING_VALUE 0xEC65D0 255 256#define mmTPC3_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG 0xEC65D4 257 258#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_SIZE 0xEC65D8 259 260#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE 0xEC65DC 261 262#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET 0xEC65E0 263 264#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_SIZE 0xEC65E4 265 266#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE 0xEC65E8 267 268#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET 0xEC65EC 269 270#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_SIZE 0xEC65F0 271 272#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE 0xEC65F4 273 274#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET 0xEC65F8 275 276#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_SIZE 0xEC65FC 277 278#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE 0xEC6600 279 280#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET 0xEC6604 281 282#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_SIZE 0xEC6608 283 284#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE 0xEC660C 285 286#define mmTPC3_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET 0xEC6610 287 288#define mmTPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW 0xEC6614 289 290#define mmTPC3_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH 0xEC6618 291 292#define mmTPC3_CFG_KERNEL_TENSOR_7_PADDING_VALUE 0xEC661C 293 294#define mmTPC3_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG 0xEC6620 295 296#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_SIZE 0xEC6624 297 298#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE 0xEC6628 299 300#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET 0xEC662C 301 302#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_SIZE 0xEC6630 303 304#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE 0xEC6634 305 306#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET 0xEC6638 307 308#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_SIZE 0xEC663C 309 310#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE 0xEC6640 311 312#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET 0xEC6644 313 314#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_SIZE 0xEC6648 315 316#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE 0xEC664C 317 318#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET 0xEC6650 319 320#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_SIZE 0xEC6654 321 322#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE 0xEC6658 323 324#define mmTPC3_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET 0xEC665C 325 326#define mmTPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW 0xEC6660 327 328#define mmTPC3_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH 0xEC6664 329 330#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_0 0xEC6668 331 332#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_0 0xEC666C 333 334#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_1 0xEC6670 335 336#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_1 0xEC6674 337 338#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_2 0xEC6678 339 340#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_2 0xEC667C 341 342#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_3 0xEC6680 343 344#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_3 0xEC6684 345 346#define mmTPC3_CFG_KERNEL_TID_BASE_DIM_4 0xEC6688 347 348#define mmTPC3_CFG_KERNEL_TID_SIZE_DIM_4 0xEC668C 349 350#define mmTPC3_CFG_KERNEL_SRF_0 0xEC6690 351 352#define mmTPC3_CFG_KERNEL_SRF_1 0xEC6694 353 354#define mmTPC3_CFG_KERNEL_SRF_2 0xEC6698 355 356#define mmTPC3_CFG_KERNEL_SRF_3 0xEC669C 357 358#define mmTPC3_CFG_KERNEL_SRF_4 0xEC66A0 359 360#define mmTPC3_CFG_KERNEL_SRF_5 0xEC66A4 361 362#define mmTPC3_CFG_KERNEL_SRF_6 0xEC66A8 363 364#define mmTPC3_CFG_KERNEL_SRF_7 0xEC66AC 365 366#define mmTPC3_CFG_KERNEL_SRF_8 0xEC66B0 367 368#define mmTPC3_CFG_KERNEL_SRF_9 0xEC66B4 369 370#define mmTPC3_CFG_KERNEL_SRF_10 0xEC66B8 371 372#define mmTPC3_CFG_KERNEL_SRF_11 0xEC66BC 373 374#define mmTPC3_CFG_KERNEL_SRF_12 0xEC66C0 375 376#define mmTPC3_CFG_KERNEL_SRF_13 0xEC66C4 377 378#define mmTPC3_CFG_KERNEL_SRF_14 0xEC66C8 379 380#define mmTPC3_CFG_KERNEL_SRF_15 0xEC66CC 381 382#define mmTPC3_CFG_KERNEL_SRF_16 0xEC66D0 383 384#define mmTPC3_CFG_KERNEL_SRF_17 0xEC66D4 385 386#define mmTPC3_CFG_KERNEL_SRF_18 0xEC66D8 387 388#define mmTPC3_CFG_KERNEL_SRF_19 0xEC66DC 389 390#define mmTPC3_CFG_KERNEL_SRF_20 0xEC66E0 391 392#define mmTPC3_CFG_KERNEL_SRF_21 0xEC66E4 393 394#define mmTPC3_CFG_KERNEL_SRF_22 0xEC66E8 395 396#define mmTPC3_CFG_KERNEL_SRF_23 0xEC66EC 397 398#define mmTPC3_CFG_KERNEL_SRF_24 0xEC66F0 399 400#define mmTPC3_CFG_KERNEL_SRF_25 0xEC66F4 401 402#define mmTPC3_CFG_KERNEL_SRF_26 0xEC66F8 403 404#define mmTPC3_CFG_KERNEL_SRF_27 0xEC66FC 405 406#define mmTPC3_CFG_KERNEL_SRF_28 0xEC6700 407 408#define mmTPC3_CFG_KERNEL_SRF_29 0xEC6704 409 410#define mmTPC3_CFG_KERNEL_SRF_30 0xEC6708 411 412#define mmTPC3_CFG_KERNEL_SRF_31 0xEC670C 413 414#define mmTPC3_CFG_KERNEL_KERNEL_CONFIG 0xEC6710 415 416#define mmTPC3_CFG_KERNEL_SYNC_OBJECT_MESSAGE 0xEC6714 417 418#define mmTPC3_CFG_RESERVED_DESC_END 0xEC6738 419 420#define mmTPC3_CFG_ROUND_CSR 0xEC67FC 421 422#define mmTPC3_CFG_TBUF_BASE_ADDR_LOW 0xEC6800 423 424#define mmTPC3_CFG_TBUF_BASE_ADDR_HIGH 0xEC6804 425 426#define mmTPC3_CFG_SEMAPHORE 0xEC6808 427 428#define mmTPC3_CFG_VFLAGS 0xEC680C 429 430#define mmTPC3_CFG_SFLAGS 0xEC6810 431 432#define mmTPC3_CFG_LFSR_POLYNOM 0xEC6818 433 434#define mmTPC3_CFG_STATUS 0xEC681C 435 436#define mmTPC3_CFG_CFG_BASE_ADDRESS_HIGH 0xEC6820 437 438#define mmTPC3_CFG_CFG_SUBTRACT_VALUE 0xEC6824 439 440#define mmTPC3_CFG_SM_BASE_ADDRESS_LOW 0xEC6828 441 442#define mmTPC3_CFG_SM_BASE_ADDRESS_HIGH 0xEC682C 443 444#define mmTPC3_CFG_TPC_CMD 0xEC6830 445 446#define mmTPC3_CFG_TPC_EXECUTE 0xEC6838 447 448#define mmTPC3_CFG_TPC_STALL 0xEC683C 449 450#define mmTPC3_CFG_ICACHE_BASE_ADDERESS_LOW 0xEC6840 451 452#define mmTPC3_CFG_ICACHE_BASE_ADDERESS_HIGH 0xEC6844 453 454#define mmTPC3_CFG_MSS_CONFIG 0xEC6854 455 456#define mmTPC3_CFG_TPC_INTR_CAUSE 0xEC6858 457 458#define mmTPC3_CFG_TPC_INTR_MASK 0xEC685C 459 460#define mmTPC3_CFG_TSB_CONFIG 0xEC6860 461 462#define mmTPC3_CFG_QM_TENSOR_0_BASE_ADDR_LOW 0xEC6A00 463 464#define mmTPC3_CFG_QM_TENSOR_0_BASE_ADDR_HIGH 0xEC6A04 465 466#define mmTPC3_CFG_QM_TENSOR_0_PADDING_VALUE 0xEC6A08 467 468#define mmTPC3_CFG_QM_TENSOR_0_TENSOR_CONFIG 0xEC6A0C 469 470#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_SIZE 0xEC6A10 471 472#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_STRIDE 0xEC6A14 473 474#define mmTPC3_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET 0xEC6A18 475 476#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_SIZE 0xEC6A1C 477 478#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_STRIDE 0xEC6A20 479 480#define mmTPC3_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET 0xEC6A24 481 482#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_SIZE 0xEC6A28 483 484#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_STRIDE 0xEC6A2C 485 486#define mmTPC3_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET 0xEC6A30 487 488#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_SIZE 0xEC6A34 489 490#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_STRIDE 0xEC6A38 491 492#define mmTPC3_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET 0xEC6A3C 493 494#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_SIZE 0xEC6A40 495 496#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_STRIDE 0xEC6A44 497 498#define mmTPC3_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET 0xEC6A48 499 500#define mmTPC3_CFG_QM_TENSOR_1_BASE_ADDR_LOW 0xEC6A4C 501 502#define mmTPC3_CFG_QM_TENSOR_1_BASE_ADDR_HIGH 0xEC6A50 503 504#define mmTPC3_CFG_QM_TENSOR_1_PADDING_VALUE 0xEC6A54 505 506#define mmTPC3_CFG_QM_TENSOR_1_TENSOR_CONFIG 0xEC6A58 507 508#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_SIZE 0xEC6A5C 509 510#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_STRIDE 0xEC6A60 511 512#define mmTPC3_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET 0xEC6A64 513 514#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_SIZE 0xEC6A68 515 516#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_STRIDE 0xEC6A6C 517 518#define mmTPC3_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET 0xEC6A70 519 520#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_SIZE 0xEC6A74 521 522#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_STRIDE 0xEC6A78 523 524#define mmTPC3_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET 0xEC6A7C 525 526#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_SIZE 0xEC6A80 527 528#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_STRIDE 0xEC6A84 529 530#define mmTPC3_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET 0xEC6A88 531 532#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_SIZE 0xEC6A8C 533 534#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_STRIDE 0xEC6A90 535 536#define mmTPC3_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET 0xEC6A94 537 538#define mmTPC3_CFG_QM_TENSOR_2_BASE_ADDR_LOW 0xEC6A98 539 540#define mmTPC3_CFG_QM_TENSOR_2_BASE_ADDR_HIGH 0xEC6A9C 541 542#define mmTPC3_CFG_QM_TENSOR_2_PADDING_VALUE 0xEC6AA0 543 544#define mmTPC3_CFG_QM_TENSOR_2_TENSOR_CONFIG 0xEC6AA4 545 546#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_SIZE 0xEC6AA8 547 548#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_STRIDE 0xEC6AAC 549 550#define mmTPC3_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET 0xEC6AB0 551 552#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_SIZE 0xEC6AB4 553 554#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_STRIDE 0xEC6AB8 555 556#define mmTPC3_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET 0xEC6ABC 557 558#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_SIZE 0xEC6AC0 559 560#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_STRIDE 0xEC6AC4 561 562#define mmTPC3_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET 0xEC6AC8 563 564#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_SIZE 0xEC6ACC 565 566#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_STRIDE 0xEC6AD0 567 568#define mmTPC3_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET 0xEC6AD4 569 570#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_SIZE 0xEC6AD8 571 572#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_STRIDE 0xEC6ADC 573 574#define mmTPC3_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET 0xEC6AE0 575 576#define mmTPC3_CFG_QM_TENSOR_3_BASE_ADDR_LOW 0xEC6AE4 577 578#define mmTPC3_CFG_QM_TENSOR_3_BASE_ADDR_HIGH 0xEC6AE8 579 580#define mmTPC3_CFG_QM_TENSOR_3_PADDING_VALUE 0xEC6AEC 581 582#define mmTPC3_CFG_QM_TENSOR_3_TENSOR_CONFIG 0xEC6AF0 583 584#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_SIZE 0xEC6AF4 585 586#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_STRIDE 0xEC6AF8 587 588#define mmTPC3_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET 0xEC6AFC 589 590#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_SIZE 0xEC6B00 591 592#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_STRIDE 0xEC6B04 593 594#define mmTPC3_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET 0xEC6B08 595 596#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_SIZE 0xEC6B0C 597 598#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_STRIDE 0xEC6B10 599 600#define mmTPC3_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET 0xEC6B14 601 602#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_SIZE 0xEC6B18 603 604#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_STRIDE 0xEC6B1C 605 606#define mmTPC3_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET 0xEC6B20 607 608#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_SIZE 0xEC6B24 609 610#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_STRIDE 0xEC6B28 611 612#define mmTPC3_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET 0xEC6B2C 613 614#define mmTPC3_CFG_QM_TENSOR_4_BASE_ADDR_LOW 0xEC6B30 615 616#define mmTPC3_CFG_QM_TENSOR_4_BASE_ADDR_HIGH 0xEC6B34 617 618#define mmTPC3_CFG_QM_TENSOR_4_PADDING_VALUE 0xEC6B38 619 620#define mmTPC3_CFG_QM_TENSOR_4_TENSOR_CONFIG 0xEC6B3C 621 622#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_SIZE 0xEC6B40 623 624#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_STRIDE 0xEC6B44 625 626#define mmTPC3_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET 0xEC6B48 627 628#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_SIZE 0xEC6B4C 629 630#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_STRIDE 0xEC6B50 631 632#define mmTPC3_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET 0xEC6B54 633 634#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_SIZE 0xEC6B58 635 636#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_STRIDE 0xEC6B5C 637 638#define mmTPC3_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET 0xEC6B60 639 640#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_SIZE 0xEC6B64 641 642#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_STRIDE 0xEC6B68 643 644#define mmTPC3_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET 0xEC6B6C 645 646#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_SIZE 0xEC6B70 647 648#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_STRIDE 0xEC6B74 649 650#define mmTPC3_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET 0xEC6B78 651 652#define mmTPC3_CFG_QM_TENSOR_5_BASE_ADDR_LOW 0xEC6B7C 653 654#define mmTPC3_CFG_QM_TENSOR_5_BASE_ADDR_HIGH 0xEC6B80 655 656#define mmTPC3_CFG_QM_TENSOR_5_PADDING_VALUE 0xEC6B84 657 658#define mmTPC3_CFG_QM_TENSOR_5_TENSOR_CONFIG 0xEC6B88 659 660#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_SIZE 0xEC6B8C 661 662#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_STRIDE 0xEC6B90 663 664#define mmTPC3_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET 0xEC6B94 665 666#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_SIZE 0xEC6B98 667 668#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_STRIDE 0xEC6B9C 669 670#define mmTPC3_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET 0xEC6BA0 671 672#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_SIZE 0xEC6BA4 673 674#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_STRIDE 0xEC6BA8 675 676#define mmTPC3_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET 0xEC6BAC 677 678#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_SIZE 0xEC6BB0 679 680#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_STRIDE 0xEC6BB4 681 682#define mmTPC3_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET 0xEC6BB8 683 684#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_SIZE 0xEC6BBC 685 686#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_STRIDE 0xEC6BC0 687 688#define mmTPC3_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET 0xEC6BC4 689 690#define mmTPC3_CFG_QM_TENSOR_6_BASE_ADDR_LOW 0xEC6BC8 691 692#define mmTPC3_CFG_QM_TENSOR_6_BASE_ADDR_HIGH 0xEC6BCC 693 694#define mmTPC3_CFG_QM_TENSOR_6_PADDING_VALUE 0xEC6BD0 695 696#define mmTPC3_CFG_QM_TENSOR_6_TENSOR_CONFIG 0xEC6BD4 697 698#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_SIZE 0xEC6BD8 699 700#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_STRIDE 0xEC6BDC 701 702#define mmTPC3_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET 0xEC6BE0 703 704#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_SIZE 0xEC6BE4 705 706#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_STRIDE 0xEC6BE8 707 708#define mmTPC3_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET 0xEC6BEC 709 710#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_SIZE 0xEC6BF0 711 712#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_STRIDE 0xEC6BF4 713 714#define mmTPC3_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET 0xEC6BF8 715 716#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_SIZE 0xEC6BFC 717 718#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_STRIDE 0xEC6C00 719 720#define mmTPC3_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET 0xEC6C04 721 722#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_SIZE 0xEC6C08 723 724#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_STRIDE 0xEC6C0C 725 726#define mmTPC3_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET 0xEC6C10 727 728#define mmTPC3_CFG_QM_TENSOR_7_BASE_ADDR_LOW 0xEC6C14 729 730#define mmTPC3_CFG_QM_TENSOR_7_BASE_ADDR_HIGH 0xEC6C18 731 732#define mmTPC3_CFG_QM_TENSOR_7_PADDING_VALUE 0xEC6C1C 733 734#define mmTPC3_CFG_QM_TENSOR_7_TENSOR_CONFIG 0xEC6C20 735 736#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_SIZE 0xEC6C24 737 738#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_STRIDE 0xEC6C28 739 740#define mmTPC3_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET 0xEC6C2C 741 742#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_SIZE 0xEC6C30 743 744#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_STRIDE 0xEC6C34 745 746#define mmTPC3_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET 0xEC6C38 747 748#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_SIZE 0xEC6C3C 749 750#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_STRIDE 0xEC6C40 751 752#define mmTPC3_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET 0xEC6C44 753 754#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_SIZE 0xEC6C48 755 756#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_STRIDE 0xEC6C4C 757 758#define mmTPC3_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET 0xEC6C50 759 760#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_SIZE 0xEC6C54 761 762#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_STRIDE 0xEC6C58 763 764#define mmTPC3_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET 0xEC6C5C 765 766#define mmTPC3_CFG_QM_KERNEL_BASE_ADDRESS_LOW 0xEC6C60 767 768#define mmTPC3_CFG_QM_KERNEL_BASE_ADDRESS_HIGH 0xEC6C64 769 770#define mmTPC3_CFG_QM_TID_BASE_DIM_0 0xEC6C68 771 772#define mmTPC3_CFG_QM_TID_SIZE_DIM_0 0xEC6C6C 773 774#define mmTPC3_CFG_QM_TID_BASE_DIM_1 0xEC6C70 775 776#define mmTPC3_CFG_QM_TID_SIZE_DIM_1 0xEC6C74 777 778#define mmTPC3_CFG_QM_TID_BASE_DIM_2 0xEC6C78 779 780#define mmTPC3_CFG_QM_TID_SIZE_DIM_2 0xEC6C7C 781 782#define mmTPC3_CFG_QM_TID_BASE_DIM_3 0xEC6C80 783 784#define mmTPC3_CFG_QM_TID_SIZE_DIM_3 0xEC6C84 785 786#define mmTPC3_CFG_QM_TID_BASE_DIM_4 0xEC6C88 787 788#define mmTPC3_CFG_QM_TID_SIZE_DIM_4 0xEC6C8C 789 790#define mmTPC3_CFG_QM_SRF_0 0xEC6C90 791 792#define mmTPC3_CFG_QM_SRF_1 0xEC6C94 793 794#define mmTPC3_CFG_QM_SRF_2 0xEC6C98 795 796#define mmTPC3_CFG_QM_SRF_3 0xEC6C9C 797 798#define mmTPC3_CFG_QM_SRF_4 0xEC6CA0 799 800#define mmTPC3_CFG_QM_SRF_5 0xEC6CA4 801 802#define mmTPC3_CFG_QM_SRF_6 0xEC6CA8 803 804#define mmTPC3_CFG_QM_SRF_7 0xEC6CAC 805 806#define mmTPC3_CFG_QM_SRF_8 0xEC6CB0 807 808#define mmTPC3_CFG_QM_SRF_9 0xEC6CB4 809 810#define mmTPC3_CFG_QM_SRF_10 0xEC6CB8 811 812#define mmTPC3_CFG_QM_SRF_11 0xEC6CBC 813 814#define mmTPC3_CFG_QM_SRF_12 0xEC6CC0 815 816#define mmTPC3_CFG_QM_SRF_13 0xEC6CC4 817 818#define mmTPC3_CFG_QM_SRF_14 0xEC6CC8 819 820#define mmTPC3_CFG_QM_SRF_15 0xEC6CCC 821 822#define mmTPC3_CFG_QM_SRF_16 0xEC6CD0 823 824#define mmTPC3_CFG_QM_SRF_17 0xEC6CD4 825 826#define mmTPC3_CFG_QM_SRF_18 0xEC6CD8 827 828#define mmTPC3_CFG_QM_SRF_19 0xEC6CDC 829 830#define mmTPC3_CFG_QM_SRF_20 0xEC6CE0 831 832#define mmTPC3_CFG_QM_SRF_21 0xEC6CE4 833 834#define mmTPC3_CFG_QM_SRF_22 0xEC6CE8 835 836#define mmTPC3_CFG_QM_SRF_23 0xEC6CEC 837 838#define mmTPC3_CFG_QM_SRF_24 0xEC6CF0 839 840#define mmTPC3_CFG_QM_SRF_25 0xEC6CF4 841 842#define mmTPC3_CFG_QM_SRF_26 0xEC6CF8 843 844#define mmTPC3_CFG_QM_SRF_27 0xEC6CFC 845 846#define mmTPC3_CFG_QM_SRF_28 0xEC6D00 847 848#define mmTPC3_CFG_QM_SRF_29 0xEC6D04 849 850#define mmTPC3_CFG_QM_SRF_30 0xEC6D08 851 852#define mmTPC3_CFG_QM_SRF_31 0xEC6D0C 853 854#define mmTPC3_CFG_QM_KERNEL_CONFIG 0xEC6D10 855 856#define mmTPC3_CFG_QM_SYNC_OBJECT_MESSAGE 0xEC6D14 857 858#define mmTPC3_CFG_ARUSER 0xEC6D18 859 860#define mmTPC3_CFG_AWUSER 0xEC6D1C 861 862#define mmTPC3_CFG_FUNC_MBIST_CNTRL 0xEC6E00 863 864#define mmTPC3_CFG_FUNC_MBIST_PAT 0xEC6E04 865 866#define mmTPC3_CFG_FUNC_MBIST_MEM_0 0xEC6E08 867 868#define mmTPC3_CFG_FUNC_MBIST_MEM_1 0xEC6E0C 869 870#define mmTPC3_CFG_FUNC_MBIST_MEM_2 0xEC6E10 871 872#define mmTPC3_CFG_FUNC_MBIST_MEM_3 0xEC6E14 873 874#define mmTPC3_CFG_FUNC_MBIST_MEM_4 0xEC6E18 875 876#define mmTPC3_CFG_FUNC_MBIST_MEM_5 0xEC6E1C 877 878#define mmTPC3_CFG_FUNC_MBIST_MEM_6 0xEC6E20 879 880#define mmTPC3_CFG_FUNC_MBIST_MEM_7 0xEC6E24 881 882#define mmTPC3_CFG_FUNC_MBIST_MEM_8 0xEC6E28 883 884#define mmTPC3_CFG_FUNC_MBIST_MEM_9 0xEC6E2C 885 886#endif /* ASIC_REG_TPC3_CFG_REGS_H_ */
~/
Read-only file preview.