FILE
rk3588s-nanopi-r6.dtsi
File preview with syntax highlighting.
linux-6.19.14/arch/arm64/boot/dts/rockchip/rk3588s-nanopi-r6.dtsi
1// SPDX-License-Identifier: (GPL-2.0+ OR MIT) 2 3/dts-v1/; 4 5#include <dt-bindings/pinctrl/rockchip.h> 6#include <dt-bindings/gpio/gpio.h> 7#include <dt-bindings/input/input.h> 8#include <dt-bindings/soc/rockchip,vop2.h> 9#include "rk3588s.dtsi" 10 11/ { 12 aliases { 13 ethernet0 = &gmac1; 14 mmc0 = &sdmmc; 15 mmc1 = &sdhci; 16 }; 17 18 chosen { 19 stdout-path = "serial2:1500000n8"; 20 }; 21 22 adc-keys { 23 compatible = "adc-keys"; 24 io-channels = <&saradc 0>; 25 io-channel-names = "buttons"; 26 keyup-threshold-microvolt = <1800000>; 27 poll-interval = <100>; 28 29 button-maskrom { 30 label = "Maskrom"; 31 linux,code = <KEY_VENDOR>; 32 press-threshold-microvolt = <1800>; 33 }; 34 }; 35 36 gpio-keys { 37 compatible = "gpio-keys"; 38 pinctrl-names = "default"; 39 pinctrl-0 = <&key1_pin>; 40 41 button-user { 42 label = "User"; 43 linux,code = <BTN_1>; 44 gpios = <&gpio1 RK_PC0 GPIO_ACTIVE_LOW>; 45 debounce-interval = <50>; 46 }; 47 }; 48 49 hdmi-con { 50 compatible = "hdmi-connector"; 51 type = "a"; 52 53 port { 54 hdmi_con_in: endpoint { 55 remote-endpoint = <&hdmi0_out_con>; 56 }; 57 }; 58 }; 59 60 leds { 61 compatible = "gpio-leds"; 62 63 sys_led: led-0 { 64 label = "sys_led"; 65 gpios = <&gpio1 RK_PC1 GPIO_ACTIVE_HIGH>; 66 linux,default-trigger = "heartbeat"; 67 pinctrl-names = "default"; 68 pinctrl-0 = <&sys_led_pin>; 69 }; 70 71 wan_led: led-1 { 72 label = "wan_led"; 73 gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_HIGH>; 74 pinctrl-names = "default"; 75 pinctrl-0 = <&wan_led_pin>; 76 }; 77 78 lan1_led: led-2 { 79 label = "lan1_led"; 80 gpios = <&gpio1 RK_PC3 GPIO_ACTIVE_HIGH>; 81 pinctrl-names = "default"; 82 pinctrl-0 = <&lan1_led_pin>; 83 }; 84 85 lan2_led: led-3 { 86 gpios = <&gpio1 RK_PC4 GPIO_ACTIVE_HIGH>; 87 pinctrl-names = "default"; 88 pinctrl-0 = <&lan2_led_pin>; 89 }; 90 }; 91 92 vcc5v0_sys: regulator-vcc5v0-sys { 93 compatible = "regulator-fixed"; 94 regulator-name = "vcc5v0_sys"; 95 regulator-always-on; 96 regulator-boot-on; 97 regulator-min-microvolt = <5000000>; 98 regulator-max-microvolt = <5000000>; 99 }; 100 101 vcc_1v1_nldo_s3: regulator-vcc-1v1-nldo-s3 { 102 compatible = "regulator-fixed"; 103 regulator-name = "vcc_1v1_nldo_s3"; 104 regulator-always-on; 105 regulator-boot-on; 106 regulator-min-microvolt = <1100000>; 107 regulator-max-microvolt = <1100000>; 108 vin-supply = <&vcc5v0_sys>; 109 }; 110 111 vcc_3v3_s0: regulator-vcc-3v3-s0 { 112 compatible = "regulator-fixed"; 113 regulator-always-on; 114 regulator-boot-on; 115 regulator-min-microvolt = <3300000>; 116 regulator-max-microvolt = <3300000>; 117 regulator-name = "vcc_3v3_s0"; 118 vin-supply = <&vcc_3v3_s3>; 119 }; 120 121 vcc_3v3_sd_s0: regulator-vcc-3v3-sd-s0 { 122 compatible = "regulator-fixed"; 123 enable-active-high; 124 gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>; 125 pinctrl-names = "default"; 126 pinctrl-0 = <&sd_s0_pwr>; 127 regulator-name = "vcc_3v3_sd_s0"; 128 regulator-boot-on; 129 regulator-max-microvolt = <3000000>; 130 regulator-min-microvolt = <3000000>; 131 vin-supply = <&vcc_3v3_s3>; 132 }; 133 134 vcc_3v3_pcie20: regulator-vcc3v3-pcie20 { 135 compatible = "regulator-fixed"; 136 regulator-name = "vcc_3v3_pcie20"; 137 regulator-always-on; 138 regulator-boot-on; 139 regulator-min-microvolt = <3300000>; 140 regulator-max-microvolt = <3300000>; 141 vin-supply = <&vcc_3v3_s3>; 142 }; 143 144 vcc5v0_usb: regulator-vcc5v0-usb { 145 compatible = "regulator-fixed"; 146 regulator-name = "vcc5v0_usb"; 147 regulator-always-on; 148 regulator-boot-on; 149 regulator-min-microvolt = <5000000>; 150 regulator-max-microvolt = <5000000>; 151 vin-supply = <&vcc5v0_sys>; 152 }; 153 154 vcc5v0_usb_otg0: regulator-vcc5v0-usb-otg0 { 155 compatible = "regulator-fixed"; 156 enable-active-high; 157 gpios = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>; 158 pinctrl-names = "default"; 159 pinctrl-0 = <&typec5v_pwren>; 160 regulator-name = "vcc5v0_usb_otg0"; 161 regulator-min-microvolt = <5000000>; 162 regulator-max-microvolt = <5000000>; 163 vin-supply = <&vcc5v0_usb>; 164 }; 165 166 vcc5v0_host_20: regulator-vcc5v0-host-20 { 167 compatible = "regulator-fixed"; 168 enable-active-high; 169 gpios = <&gpio4 RK_PB5 GPIO_ACTIVE_HIGH>; 170 pinctrl-names = "default"; 171 pinctrl-0 = <&vcc5v0_host20_en>; 172 regulator-name = "vcc5v0_host_20"; 173 regulator-min-microvolt = <5000000>; 174 regulator-max-microvolt = <5000000>; 175 vin-supply = <&vcc5v0_usb>; 176 }; 177}; 178 179&combphy0_ps { 180 status = "okay"; 181}; 182 183&combphy2_psu { 184 status = "okay"; 185}; 186 187&cpu_b0 { 188 cpu-supply = <&vdd_cpu_big0_s0>; 189}; 190 191&cpu_b1 { 192 cpu-supply = <&vdd_cpu_big0_s0>; 193}; 194 195&cpu_b2 { 196 cpu-supply = <&vdd_cpu_big1_s0>; 197}; 198 199&cpu_b3 { 200 cpu-supply = <&vdd_cpu_big1_s0>; 201}; 202 203&cpu_l0 { 204 cpu-supply = <&vdd_cpu_lit_s0>; 205}; 206 207&cpu_l1 { 208 cpu-supply = <&vdd_cpu_lit_s0>; 209}; 210 211&cpu_l2 { 212 cpu-supply = <&vdd_cpu_lit_s0>; 213}; 214 215&cpu_l3 { 216 cpu-supply = <&vdd_cpu_lit_s0>; 217}; 218 219&gmac1 { 220 clock_in_out = "output"; 221 phy-handle = <&rgmii_phy1>; 222 phy-mode = "rgmii-rxid"; 223 pinctrl-0 = <&gmac1_miim 224 &gmac1_tx_bus2 225 &gmac1_rx_bus2 226 &gmac1_rgmii_clk 227 &gmac1_rgmii_bus>; 228 pinctrl-names = "default"; 229 tx_delay = <0x42>; 230 status = "okay"; 231}; 232 233&gpu { 234 mali-supply = <&vdd_gpu_s0>; 235 status = "okay"; 236}; 237 238&hdmi0 { 239 status = "okay"; 240}; 241 242&hdmi0_in { 243 hdmi0_in_vp0: endpoint { 244 remote-endpoint = <&vp0_out_hdmi0>; 245 }; 246}; 247 248&hdmi0_out { 249 hdmi0_out_con: endpoint { 250 remote-endpoint = <&hdmi_con_in>; 251 }; 252}; 253 254&hdmi0_sound { 255 status = "okay"; 256}; 257 258&hdptxphy0 { 259 status = "okay"; 260}; 261 262&i2c0 { 263 pinctrl-names = "default"; 264 pinctrl-0 = <&i2c0m2_xfer>; 265 status = "okay"; 266 267 vdd_cpu_big0_s0: regulator@42 { 268 compatible = "rockchip,rk8602"; 269 reg = <0x42>; 270 fcs,suspend-voltage-selector = <1>; 271 regulator-name = "vdd_cpu_big0_s0"; 272 regulator-always-on; 273 regulator-boot-on; 274 regulator-min-microvolt = <550000>; 275 regulator-max-microvolt = <1050000>; 276 regulator-ramp-delay = <2300>; 277 vin-supply = <&vcc5v0_sys>; 278 279 regulator-state-mem { 280 regulator-off-in-suspend; 281 }; 282 }; 283 284 vdd_cpu_big1_s0: regulator@43 { 285 compatible = "rockchip,rk8603", "rockchip,rk8602"; 286 reg = <0x43>; 287 fcs,suspend-voltage-selector = <1>; 288 regulator-name = "vdd_cpu_big1_s0"; 289 regulator-always-on; 290 regulator-boot-on; 291 regulator-min-microvolt = <550000>; 292 regulator-max-microvolt = <1050000>; 293 regulator-ramp-delay = <2300>; 294 vin-supply = <&vcc5v0_sys>; 295 296 regulator-state-mem { 297 regulator-off-in-suspend; 298 }; 299 }; 300}; 301 302&i2c2 { 303 status = "okay"; 304 305 vdd_npu_s0: regulator@42 { 306 compatible = "rockchip,rk8602"; 307 reg = <0x42>; 308 fcs,suspend-voltage-selector = <1>; 309 regulator-name = "vdd_npu_s0"; 310 regulator-min-microvolt = <550000>; 311 regulator-max-microvolt = <950000>; 312 regulator-ramp-delay = <2300>; 313 regulator-boot-on; 314 regulator-always-on; 315 vin-supply = <&vcc5v0_sys>; 316 317 regulator-state-mem { 318 regulator-off-in-suspend; 319 }; 320 }; 321}; 322 323&i2c6 { 324 clock-frequency = <200000>; 325 pinctrl-names = "default"; 326 pinctrl-0 = <&i2c6m0_xfer>; 327 status = "okay"; 328 329 hym8563: rtc@51 { 330 compatible = "haoyu,hym8563"; 331 reg = <0x51>; 332 #clock-cells = <0>; 333 clock-output-names = "hym8563"; 334 pinctrl-names = "default"; 335 pinctrl-0 = <&rtc_int>; 336 interrupt-parent = <&gpio0>; 337 interrupts = <RK_PB0 IRQ_TYPE_LEVEL_LOW>; 338 wakeup-source; 339 }; 340}; 341 342&i2s5_8ch { 343 status = "okay"; 344}; 345 346&mdio1 { 347 rgmii_phy1: ethernet-phy@1 { 348 compatible = "ethernet-phy-id001c.c916"; 349 reg = <0x1>; 350 pinctrl-names = "default"; 351 pinctrl-0 = <&rtl8211f_rst>; 352 reset-assert-us = <20000>; 353 reset-deassert-us = <100000>; 354 reset-gpios = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>; 355 }; 356}; 357 358&pcie2x1l1 { 359 reset-gpios = <&gpio1 RK_PA7 GPIO_ACTIVE_HIGH>; 360 vpcie3v3-supply = <&vcc_3v3_pcie20>; 361 status = "okay"; 362}; 363 364&pcie2x1l2 { 365 reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>; 366 vpcie3v3-supply = <&vcc_3v3_pcie20>; 367 status = "okay"; 368}; 369 370&pd_gpu { 371 domain-supply = <&vdd_gpu_s0>; 372}; 373 374&pd_npu { 375 domain-supply = <&vdd_npu_s0>; 376}; 377 378&pinctrl { 379 gpio-key { 380 key1_pin: key1-pin { 381 rockchip,pins = <1 RK_PC0 RK_FUNC_GPIO &pcfg_pull_up>; 382 }; 383 }; 384 385 gpio-leds { 386 sys_led_pin: sys-led-pin { 387 rockchip,pins = 388 <1 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>; 389 }; 390 391 wan_led_pin: wan-led-pin { 392 rockchip,pins = 393 <1 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>; 394 }; 395 396 lan1_led_pin: lan1-led-pin { 397 rockchip,pins = 398 <1 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>; 399 }; 400 401 lan2_led_pin: lan2-led-pin { 402 rockchip,pins = 403 <1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>; 404 }; 405 }; 406 407 hym8563 { 408 rtc_int: rtc-int { 409 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>; 410 }; 411 }; 412 413 sdmmc { 414 sd_s0_pwr: sd-s0-pwr { 415 rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>; 416 }; 417 }; 418 419 usb { 420 typec5v_pwren: typec5v-pwren { 421 rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>; 422 }; 423 424 vcc5v0_host20_en: vcc5v0-host20-en { 425 rockchip,pins = <4 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>; 426 }; 427 }; 428 429 rtl8211f { 430 rtl8211f_rst: rtl8211f-rst { 431 rockchip,pins = <3 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>; 432 }; 433 }; 434}; 435 436&rknn_core_0 { 437 npu-supply = <&vdd_npu_s0>; 438 sram-supply = <&vdd_npu_s0>; 439 status = "okay"; 440}; 441 442&rknn_core_1 { 443 npu-supply = <&vdd_npu_s0>; 444 sram-supply = <&vdd_npu_s0>; 445 status = "okay"; 446}; 447 448&rknn_core_2 { 449 npu-supply = <&vdd_npu_s0>; 450 sram-supply = <&vdd_npu_s0>; 451 status = "okay"; 452}; 453 454&rknn_mmu_0 { 455 status = "okay"; 456}; 457 458&rknn_mmu_1 { 459 status = "okay"; 460}; 461 462&rknn_mmu_2 { 463 status = "okay"; 464}; 465 466&saradc { 467 vref-supply = <&avcc_1v8_s0>; 468 status = "okay"; 469}; 470 471&sdhci { 472 bus-width = <8>; 473 no-sdio; 474 no-sd; 475 non-removable; 476 mmc-hs200-1_8v; 477 status = "okay"; 478}; 479 480&sdmmc { 481 bus-width = <4>; 482 cap-sd-highspeed; 483 cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>; 484 disable-wp; 485 max-frequency = <150000000>; 486 no-mmc; 487 no-sdio; 488 sd-uhs-sdr104; 489 vmmc-supply = <&vcc_3v3_sd_s0>; 490 vqmmc-supply = <&vccio_sd_s0>; 491 status = "okay"; 492}; 493 494&spi2 { 495 status = "okay"; 496 assigned-clocks = <&cru CLK_SPI2>; 497 assigned-clock-rates = <200000000>; 498 pinctrl-names = "default"; 499 pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>; 500 num-cs = <1>; 501 502 pmic@0 { 503 compatible = "rockchip,rk806"; 504 spi-max-frequency = <1000000>; 505 reg = <0x0>; 506 507 interrupt-parent = <&gpio0>; 508 interrupts = <7 IRQ_TYPE_LEVEL_LOW>; 509 510 pinctrl-names = "default"; 511 pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>, 512 <&rk806_dvs2_null>, <&rk806_dvs3_null>; 513 514 system-power-controller; 515 516 vcc1-supply = <&vcc5v0_sys>; 517 vcc2-supply = <&vcc5v0_sys>; 518 vcc3-supply = <&vcc5v0_sys>; 519 vcc4-supply = <&vcc5v0_sys>; 520 vcc5-supply = <&vcc5v0_sys>; 521 vcc6-supply = <&vcc5v0_sys>; 522 vcc7-supply = <&vcc5v0_sys>; 523 vcc8-supply = <&vcc5v0_sys>; 524 vcc9-supply = <&vcc5v0_sys>; 525 vcc10-supply = <&vcc5v0_sys>; 526 vcc11-supply = <&vcc_2v0_pldo_s3>; 527 vcc12-supply = <&vcc5v0_sys>; 528 vcc13-supply = <&vcc_1v1_nldo_s3>; 529 vcc14-supply = <&vcc_1v1_nldo_s3>; 530 vcca-supply = <&vcc5v0_sys>; 531 532 gpio-controller; 533 #gpio-cells = <2>; 534 535 rk806_dvs1_null: dvs1-null-pins { 536 pins = "gpio_pwrctrl1"; 537 function = "pin_fun0"; 538 }; 539 540 rk806_dvs2_null: dvs2-null-pins { 541 pins = "gpio_pwrctrl2"; 542 function = "pin_fun0"; 543 }; 544 545 rk806_dvs3_null: dvs3-null-pins { 546 pins = "gpio_pwrctrl3"; 547 function = "pin_fun0"; 548 }; 549 550 regulators { 551 vdd_gpu_s0: vdd_gpu_mem_s0: dcdc-reg1 { 552 regulator-boot-on; 553 regulator-min-microvolt = <550000>; 554 regulator-max-microvolt = <950000>; 555 regulator-ramp-delay = <12500>; 556 regulator-name = "vdd_gpu_s0"; 557 regulator-enable-ramp-delay = <400>; 558 559 regulator-state-mem { 560 regulator-off-in-suspend; 561 }; 562 }; 563 564 vdd_cpu_lit_s0: vdd_cpu_lit_mem_s0: dcdc-reg2 { 565 regulator-always-on; 566 regulator-boot-on; 567 regulator-min-microvolt = <550000>; 568 regulator-max-microvolt = <950000>; 569 regulator-ramp-delay = <12500>; 570 regulator-name = "vdd_cpu_lit_s0"; 571 572 regulator-state-mem { 573 regulator-off-in-suspend; 574 }; 575 }; 576 577 vdd_log_s0: dcdc-reg3 { 578 regulator-always-on; 579 regulator-boot-on; 580 regulator-min-microvolt = <675000>; 581 regulator-max-microvolt = <750000>; 582 regulator-ramp-delay = <12500>; 583 regulator-name = "vdd_log_s0"; 584 585 regulator-state-mem { 586 regulator-off-in-suspend; 587 regulator-suspend-microvolt = <750000>; 588 }; 589 }; 590 591 vdd_vdenc_s0: vdd_vdenc_mem_s0: dcdc-reg4 { 592 regulator-always-on; 593 regulator-boot-on; 594 regulator-min-microvolt = <550000>; 595 regulator-max-microvolt = <950000>; 596 regulator-ramp-delay = <12500>; 597 regulator-name = "vdd_vdenc_s0"; 598 599 regulator-state-mem { 600 regulator-off-in-suspend; 601 }; 602 }; 603 604 vdd_ddr_s0: dcdc-reg5 { 605 regulator-always-on; 606 regulator-boot-on; 607 regulator-min-microvolt = <675000>; 608 regulator-max-microvolt = <900000>; 609 regulator-ramp-delay = <12500>; 610 regulator-name = "vdd_ddr_s0"; 611 612 regulator-state-mem { 613 regulator-off-in-suspend; 614 regulator-suspend-microvolt = <850000>; 615 }; 616 }; 617 618 vdd2_ddr_s3: dcdc-reg6 { 619 regulator-always-on; 620 regulator-boot-on; 621 regulator-name = "vdd2_ddr_s3"; 622 623 regulator-state-mem { 624 regulator-on-in-suspend; 625 }; 626 }; 627 628 vcc_2v0_pldo_s3: dcdc-reg7 { 629 regulator-always-on; 630 regulator-boot-on; 631 regulator-min-microvolt = <2000000>; 632 regulator-max-microvolt = <2000000>; 633 regulator-ramp-delay = <12500>; 634 regulator-name = "vdd_2v0_pldo_s3"; 635 636 regulator-state-mem { 637 regulator-on-in-suspend; 638 regulator-suspend-microvolt = <2000000>; 639 }; 640 }; 641 642 vcc_3v3_s3: dcdc-reg8 { 643 regulator-always-on; 644 regulator-boot-on; 645 regulator-min-microvolt = <3300000>; 646 regulator-max-microvolt = <3300000>; 647 regulator-name = "vcc_3v3_s3"; 648 649 regulator-state-mem { 650 regulator-on-in-suspend; 651 regulator-suspend-microvolt = <3300000>; 652 }; 653 }; 654 655 vddq_ddr_s0: dcdc-reg9 { 656 regulator-always-on; 657 regulator-boot-on; 658 regulator-name = "vddq_ddr_s0"; 659 660 regulator-state-mem { 661 regulator-off-in-suspend; 662 }; 663 }; 664 665 vcc_1v8_s3: dcdc-reg10 { 666 regulator-always-on; 667 regulator-boot-on; 668 regulator-min-microvolt = <1800000>; 669 regulator-max-microvolt = <1800000>; 670 regulator-name = "vcc_1v8_s3"; 671 672 regulator-state-mem { 673 regulator-on-in-suspend; 674 regulator-suspend-microvolt = <1800000>; 675 }; 676 }; 677 678 avcc_1v8_s0: pldo-reg1 { 679 regulator-always-on; 680 regulator-boot-on; 681 regulator-min-microvolt = <1800000>; 682 regulator-max-microvolt = <1800000>; 683 regulator-name = "avcc_1v8_s0"; 684 685 regulator-state-mem { 686 regulator-off-in-suspend; 687 regulator-suspend-microvolt = <1800000>; 688 }; 689 }; 690 691 vcc_1v8_s0: pldo-reg2 { 692 regulator-always-on; 693 regulator-boot-on; 694 regulator-min-microvolt = <1800000>; 695 regulator-max-microvolt = <1800000>; 696 regulator-name = "vcc_1v8_s0"; 697 698 regulator-state-mem { 699 regulator-off-in-suspend; 700 regulator-suspend-microvolt = <1800000>; 701 }; 702 }; 703 704 avdd_1v2_s0: pldo-reg3 { 705 regulator-always-on; 706 regulator-boot-on; 707 regulator-min-microvolt = <1200000>; 708 regulator-max-microvolt = <1200000>; 709 regulator-name = "avdd_1v2_s0"; 710 711 regulator-state-mem { 712 regulator-off-in-suspend; 713 }; 714 }; 715 716 avcc_3v3_s0: pldo-reg4 { 717 regulator-always-on; 718 regulator-boot-on; 719 regulator-min-microvolt = <3300000>; 720 regulator-max-microvolt = <3300000>; 721 regulator-ramp-delay = <12500>; 722 regulator-name = "avcc_3v3_s0"; 723 724 regulator-state-mem { 725 regulator-off-in-suspend; 726 }; 727 }; 728 729 vccio_sd_s0: pldo-reg5 { 730 regulator-always-on; 731 regulator-boot-on; 732 regulator-min-microvolt = <1800000>; 733 regulator-max-microvolt = <3300000>; 734 regulator-ramp-delay = <12500>; 735 regulator-name = "vccio_sd_s0"; 736 737 regulator-state-mem { 738 regulator-off-in-suspend; 739 }; 740 }; 741 742 pldo6_s3: pldo-reg6 { 743 regulator-always-on; 744 regulator-boot-on; 745 regulator-min-microvolt = <1800000>; 746 regulator-max-microvolt = <1800000>; 747 regulator-name = "pldo6_s3"; 748 749 regulator-state-mem { 750 regulator-on-in-suspend; 751 regulator-suspend-microvolt = <1800000>; 752 }; 753 }; 754 755 vdd_0v75_s3: nldo-reg1 { 756 regulator-always-on; 757 regulator-boot-on; 758 regulator-min-microvolt = <750000>; 759 regulator-max-microvolt = <750000>; 760 regulator-name = "vdd_0v75_s3"; 761 762 regulator-state-mem { 763 regulator-on-in-suspend; 764 regulator-suspend-microvolt = <750000>; 765 }; 766 }; 767 768 avdd_ddr_pll_s0: nldo-reg2 { 769 regulator-always-on; 770 regulator-boot-on; 771 regulator-min-microvolt = <850000>; 772 regulator-max-microvolt = <850000>; 773 regulator-name = "avdd_ddr_pll_s0"; 774 775 regulator-state-mem { 776 regulator-off-in-suspend; 777 regulator-suspend-microvolt = <850000>; 778 }; 779 }; 780 781 avdd_0v75_s0: nldo-reg3 { 782 regulator-always-on; 783 regulator-boot-on; 784 regulator-min-microvolt = <750000>; 785 regulator-max-microvolt = <750000>; 786 regulator-name = "avdd_0v75_s0"; 787 788 regulator-state-mem { 789 regulator-off-in-suspend; 790 }; 791 }; 792 793 avdd_0v85_s0: nldo-reg4 { 794 regulator-always-on; 795 regulator-boot-on; 796 regulator-min-microvolt = <850000>; 797 regulator-max-microvolt = <850000>; 798 regulator-name = "avdd_0v85_s0"; 799 800 regulator-state-mem { 801 regulator-off-in-suspend; 802 }; 803 }; 804 805 vdd_0v75_s0: nldo-reg5 { 806 regulator-always-on; 807 regulator-boot-on; 808 regulator-min-microvolt = <750000>; 809 regulator-max-microvolt = <750000>; 810 regulator-name = "vdd_0v75_s0"; 811 812 regulator-state-mem { 813 regulator-off-in-suspend; 814 }; 815 }; 816 }; 817 }; 818}; 819 820&tsadc { 821 status = "okay"; 822}; 823 824&u2phy0 { 825 status = "okay"; 826}; 827 828&u2phy0_otg { 829 phy-supply = <&vcc5v0_usb_otg0>; 830 status = "okay"; 831}; 832 833&u2phy2 { 834 status = "okay"; 835}; 836 837&u2phy2_host { 838 phy-supply = <&vcc5v0_host_20>; 839 status = "okay"; 840}; 841 842&uart2 { 843 pinctrl-0 = <&uart2m0_xfer>; 844 status = "okay"; 845}; 846 847&usb_host0_ehci { 848 status = "okay"; 849}; 850 851&usb_host0_ohci { 852 status = "okay"; 853}; 854 855&usb_host0_xhci { 856 dr_mode = "host"; 857 status = "okay"; 858}; 859 860&usbdp_phy0 { 861 status = "okay"; 862}; 863 864&vop { 865 status = "okay"; 866}; 867 868&vop_mmu { 869 status = "okay"; 870}; 871 872&vp0 { 873 vp0_out_hdmi0: endpoint@ROCKCHIP_VOP2_EP_HDMI0 { 874 reg = <ROCKCHIP_VOP2_EP_HDMI0>; 875 remote-endpoint = <&hdmi0_in_vp0>; 876 }; 877};
~/
Read-only file preview.