FILE
adi,ad4080.yaml
File preview with syntax highlighting.
linux-6.19.14/Documentation/devicetree/bindings/iio/adc/adi,ad4080.yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2# Copyright 2025 Analog Devices Inc. 3%YAML 1.2 4--- 5$id: http://devicetree.org/schemas/iio/adc/adi,ad4080.yaml# 6$schema: http://devicetree.org/meta-schemas/core.yaml# 7 8title: Analog Devices AD4080 20-Bit, 40 MSPS, Differential SAR ADC 9 10maintainers: 11 - Antoniu Miclaus <antoniu.miclaus@analog.com> 12 13description: | 14 The AD4080 is a high speed, low noise, low distortion, 20-bit, Easy Drive, 15 successive approximation register (SAR) analog-to-digital converter (ADC). 16 Maintaining high performance (signal-to-noise and distortion (SINAD) ratio 17 > 90 dBFS) at signal frequencies in excess of 1 MHz enables the AD4080 to 18 service a wide variety of precision, wide bandwidth data acquisition 19 applications. 20 21 https://www.analog.com/media/en/technical-documentation/data-sheets/ad4080.pdf 22 23$ref: /schemas/spi/spi-peripheral-props.yaml# 24 25properties: 26 compatible: 27 enum: 28 - adi,ad4080 29 - adi,ad4081 30 - adi,ad4083 31 - adi,ad4084 32 - adi,ad4086 33 - adi,ad4087 34 35 reg: 36 maxItems: 1 37 38 spi-max-frequency: 39 description: Configuration of the SPI bus. 40 maximum: 50000000 41 42 clocks: 43 maxItems: 1 44 45 clock-names: 46 items: 47 - const: cnv 48 49 vdd33-supply: true 50 51 vdd11-supply: true 52 53 vddldo-supply: true 54 55 iovdd-supply: true 56 57 vrefin-supply: true 58 59 io-backends: 60 maxItems: 1 61 62 adi,lvds-cnv-enable: 63 description: Enable the LVDS signal type on the CNV pin. Default is CMOS. 64 type: boolean 65 66 adi,num-lanes: 67 description: 68 Number of lanes on which the data is sent on the output (DA, DB pins). 69 $ref: /schemas/types.yaml#/definitions/uint32 70 enum: [1, 2] 71 default: 1 72 73required: 74 - compatible 75 - reg 76 - clocks 77 - clock-names 78 - vdd33-supply 79 - vrefin-supply 80 81additionalProperties: false 82 83examples: 84 - | 85 spi { 86 #address-cells = <1>; 87 #size-cells = <0>; 88 89 adc@0 { 90 compatible = "adi,ad4080"; 91 reg = <0>; 92 spi-max-frequency = <10000000>; 93 vdd33-supply = <&vdd33>; 94 vddldo-supply = <&vddldo>; 95 vrefin-supply = <&vrefin>; 96 clocks = <&cnv>; 97 clock-names = "cnv"; 98 io-backends = <&iio_backend>; 99 }; 100 }; 101...
~/
Read-only file preview.