File Index
Files and directories
Sign in
FILE

mediatek,syscon.yaml

File preview with syntax highlighting.

linux-6.19.14/Documentation/devicetree/bindings/clock/mediatek,syscon.yaml YAML
  1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
  2%YAML 1.2
  3---
  4$id: http://devicetree.org/schemas/clock/mediatek,syscon.yaml#
  5$schema: http://devicetree.org/meta-schemas/core.yaml#
  6
  7title: MediaTek Clock controller syscon's
  8
  9maintainers:
 10  - Matthias Brugger <matthias.bgg@gmail.com>
 11  - AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
 12
 13description:
 14  The MediaTek clock controller syscon's provide various clocks to the system.
 15
 16properties:
 17  compatible:
 18    oneOf:
 19      - items:
 20          - enum:
 21              - mediatek,mt2701-bdpsys
 22              - mediatek,mt2701-imgsys
 23              - mediatek,mt2701-vdecsys
 24              - mediatek,mt2712-bdpsys
 25              - mediatek,mt2712-imgsys
 26              - mediatek,mt2712-jpgdecsys
 27              - mediatek,mt2712-mcucfg
 28              - mediatek,mt2712-mfgcfg
 29              - mediatek,mt2712-vdecsys
 30              - mediatek,mt2712-vencsys
 31              - mediatek,mt6735-imgsys
 32              - mediatek,mt6735-mfgcfg
 33              - mediatek,mt6735-vdecsys
 34              - mediatek,mt6735-vencsys
 35              - mediatek,mt6765-camsys
 36              - mediatek,mt6765-imgsys
 37              - mediatek,mt6765-mipi0a
 38              - mediatek,mt6765-vcodecsys
 39              - mediatek,mt6779-camsys
 40              - mediatek,mt6779-imgsys
 41              - mediatek,mt6779-ipesys
 42              - mediatek,mt6779-mfgcfg
 43              - mediatek,mt6779-vdecsys
 44              - mediatek,mt6779-vencsys
 45              - mediatek,mt6797-imgsys
 46              - mediatek,mt6797-vdecsys
 47              - mediatek,mt6797-vencsys
 48              - mediatek,mt8167-imgsys
 49              - mediatek,mt8167-mfgcfg
 50              - mediatek,mt8167-vdecsys
 51              - mediatek,mt8173-imgsys
 52              - mediatek,mt8173-vdecsys
 53              - mediatek,mt8173-vencltsys
 54              - mediatek,mt8173-vencsys
 55              - mediatek,mt8183-camsys
 56              - mediatek,mt8183-imgsys
 57              - mediatek,mt8183-ipu_conn
 58              - mediatek,mt8183-ipu_adl
 59              - mediatek,mt8183-ipu_core0
 60              - mediatek,mt8183-ipu_core1
 61              - mediatek,mt8183-mcucfg
 62              - mediatek,mt8183-mfgcfg
 63              - mediatek,mt8183-vdecsys
 64              - mediatek,mt8183-vencsys
 65          - const: syscon
 66      - items:
 67          - const: mediatek,mt7623-bdpsys
 68          - const: mediatek,mt2701-bdpsys
 69          - const: syscon
 70      - items:
 71          - const: mediatek,mt7623-imgsys
 72          - const: mediatek,mt2701-imgsys
 73          - const: syscon
 74      - items:
 75          - const: mediatek,mt7623-vdecsys
 76          - const: mediatek,mt2701-vdecsys
 77          - const: syscon
 78
 79  power-domains:
 80    maxItems: 1
 81
 82  reg:
 83    maxItems: 1
 84
 85  '#clock-cells':
 86    const: 1
 87
 88required:
 89  - compatible
 90  - '#clock-cells'
 91
 92if:
 93  properties:
 94    compatible:
 95      contains:
 96        const: mediatek,mt8183-mfgcfg
 97then:
 98  properties:
 99    power-domains: true
100else:
101  properties:
102    power-domains: false
103
104additionalProperties: false
105
106examples:
107  - |
108    clock-controller@11220000 {
109        compatible = "mediatek,mt2701-bdpsys", "syscon";
110        reg = <0x11220000 0x2000>;
111        #clock-cells = <1>;
112    };
~/ Read-only file preview.